

# Medium-scale carbon nanotube thin-film integrated circuits on flexible plastic substrates

Qing Cao<sup>1</sup>, Hoon-sik Kim<sup>2</sup>, Ninad Pimparkar<sup>7</sup>, Jaydeep P. Kulkarni<sup>7</sup>, Congjun Wang<sup>2</sup>, Moonsub Shim<sup>2</sup>, Kaushik Roy<sup>7</sup>, Muhammad A. Alam<sup>7</sup> & John A. Rogers<sup>1–6</sup>

The ability to form integrated circuits on flexible sheets of plastic enables attributes (for example conformal and flexible formats and lightweight and shock resistant construction) in electronic devices that are difficult or impossible to achieve with technologies that use semiconductor wafers or glass plates as substrates<sup>1</sup>. Organic small-molecule and polymer-based materials represent the most widely explored types of semiconductors for such flexible circuitry<sup>2</sup>. Although these materials and those that use films or nanostructures of inorganics have promise for certain applications, existing demonstrations of them in circuits on plastic indicate modest performance characteristics that might restrict the application possibilities. Here we report implementations of a comparatively high-performance carbon-based semiconductor consisting of sub-monolayer, random networks of single-walled carbon nanotubes to yield small- to medium-scale integrated digital circuits, composed of up to nearly 100 transistors on plastic substrates. Transistors in these integrated circuits have excellent properties: mobilities as high as  $80 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , subthreshold slopes as low as  $140 \text{ mV dec}^{-1}$ , operating voltages less than 5 V together with deterministic control over the threshold voltages, on/off ratios as high as  $10^5$ , switching speeds in the kilohertz range even for coarse ( $\sim 100\text{-}\mu\text{m}$ ) device geometries, and good mechanical flexibility—all with levels of uniformity and reproducibility that enable high-yield fabrication of integrated circuits. Theoretical calculations, in contexts ranging from heterogeneous percolative transport through the networks to compact models for the transistors to circuit level simulations, provide quantitative and predictive understanding of these systems. Taken together, these results suggest that sub-monolayer films of single-walled carbon nanotubes are attractive materials for flexible integrated circuits, with many potential areas of application in consumer and other areas of electronics.

Efforts to develop polymer and small-molecule semiconductors for electronics have yielded several impressive demonstrations, including integrated circuits with more than 1000 transistors<sup>3</sup>, flexible displays<sup>3,4</sup>, sensor sheets<sup>5</sup> and other systems<sup>6,7</sup>. In all cases, however, the field-effect mobilities of the transistors are modest: typically  $\sim 1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  for isolated devices<sup>8,9</sup> and  $< 0.05 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  in integrated circuits<sup>3–7</sup>. Although these properties are sufficient for electrophoretic displays and certain other applications, improvements in the materials would expand the possibilities<sup>1</sup>. Separately, for any given application, increases in mobility relax the requirements on critical feature sizes in the circuits (for example transistor channel lengths) and tolerances on their multilevel registration, which can be exploited to reduce the cost of the plastic substrates and patterning systems to achieve roll-to-roll fabrication by dry printing<sup>10</sup> or ink-jet printing<sup>11</sup>.


Recently developed carbon-based semiconducting nanomaterials, especially single-walled carbon nanotubes (SWNTs), might provide an opportunity to achieve extremely high intrinsic mobilities, high current-carrying capacities and exceptional mechanical/optical characteristics, in bendable formats on plastic substrates<sup>12</sup>. Although isolated SWNTs are not relevant to the applications contemplated here, recent work shows that sub-monolayer random networks<sup>13–16</sup> or aligned arrays<sup>17,18</sup> of SWNTs can serve as thin-film semiconductors which, in the best cases, inherit the exceptional properties of the tubes, for example device mobilities up to  $\sim 2,500 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , on-state currents above several milliamperes, and cut-off frequencies above 1 GHz for devices on plastic. The network geometry is of particular interest for flexible electronics because it can be easily achieved by printing SWNTs from solution suspensions<sup>19</sup>. The present work demonstrates implementations of SWNT networks in flexible integrated circuits on plastic that have attractive characteristics, together with corresponding theoretical models and simulation tools that capture all of the key aspects.

The system layouts (Fig. 1a) exploit architectures similar to those in established silicon integrated circuits. A thin ( $50\text{-}\mu\text{m}$ ) sheet of polyimide serves as the substrate. Random networks of SWNTs grown by chemical vapour deposition and subsequently transfer printed onto the polyimide form the semiconductor layer<sup>17</sup>. Source and drain (S–D) electrodes of gold serve as low-resistance contacts to these networks, as determined by scaling studies (Supplementary Fig. 1). Although roughly one-third of the SWNTs are metallic, purely metallic transport pathways between the S–D electrodes can be eliminated by suitably engineering the average tube lengths and the network layouts: for the present purposes, we used soft lithography and reactive-ion etching to cut fine lines into the networks. The resulting network strips are oriented along the overall direction of transport, with widths designed to reduce the probability of metallic pathways below a practical level without significantly reducing the effective thin-film mobility of the network.

Figure 1b shows a scanning electron micrograph of a region of an integrated circuit just before deposition of the gate dielectric. A magnified view of a part of the SWNT network in the channel of one of the devices (Fig. 1c; the S–D electrodes are to the right and left, outside the field of view) reveals narrow, dark horizontal lines, corresponding to the etched regions. The critically important role of these features in determining the electrical characteristics can be quantified through first-principles modelling studies that consider percolative transport through sticks with average lengths and layouts (for example etched lines, densities of SWNTs and so on) corresponding to experiment<sup>20</sup>. Fig. 1d shows the distribution of current flow in a typical case, in which the colour indicates the current density in the

<sup>1</sup>Department of Chemistry, <sup>2</sup>Department of Materials Science and Engineering, <sup>3</sup>Department of Electrical and Computer Engineering, <sup>4</sup>Department of Mechanical Science and Engineering, <sup>5</sup>Frederick-Seitz Materials Research Laboratory, <sup>6</sup>Beckman Institute for Advanced Science and Technology, University of Illinois at Urbana-Champaign, Urbana, Illinois 61801, USA. <sup>7</sup>School of Electrical and Computer Engineering, Network for Computational Nanotechnology, Purdue University, West Lafayette, Indiana 47907, USA.

on-state of the device. In addition to providing guidance on optimal design (Fig. 2a), these simulations reveal that networks with this geometry and coverage ( $\sim 0.6\%$ ) distribute current evenly, thereby serving as an effective film for transport. A typical device incorporates  $\sim 16,000$  individual SWNTs. The circuits are completed in top-gate



**Figure 1** | Illustration, scanning electron microscope images, theoretical modelling results and photographs of flexible SWNT integrated circuits on plastic. **a**, Cross-sectional diagram of a SWNT PMOS inverter on a PI substrate. PI, polyimide; PU, polyurethane; PAA, polyamic acid;  $V_{dd} \equiv V_{dd}$ , common power supply voltage;  $V_{out} \equiv V_{out}$ , output voltage;  $V_{in} \equiv V_{in}$ , input voltage; GND, common ground. **b**, Scanning electron microscope image of part of the SWNT circuit, made before deposition of the gate dielectric, gate or gate-level interconnects. The S–D electrodes (gold) and substrates (brown) had been colourized to highlight the SWNT network strips (black and grey) that form the semiconductor. **c**, Magnified view of the network strips corresponding to a region of the device channel highlighted with the white box in **b**. **d**, Theoretical modelling results for the normalized current distribution in the on-state of the device (view as in **c**), where colour indicates current density (yellow, high; red, medium; blue, low). **e**, Photograph of a collection of SWNT transistors and circuits on a thin sheet of plastic (PI).

configurations by deposition and patterning of high-capacitance, hysteresis-free dielectrics enabled by low operating voltages ( $\sim 40$  nm of hafnium dioxide) directly on the tubes, followed by gate metallization and the addition of vias and interconnects. Figure 1e shows a representative system, complete with arrays of isolated enhancement-mode (lower right region) and depletion-mode (lower middle region) transistors, various logic gates (lower left part), and two four-bit row decoders each twenty logic gates in size (middle and upper parts). Fabrication details are further described in the Methods.

Figure 2 summarizes measurements on individual transistors. Figure 2a illustrates the predicted and measured influences of the geometry of the etched lines described above on devices with coarse dimensions (that is, channel lengths  $L_C = 100 \mu\text{m}$ ), selected to be compatible with established low-cost patterning techniques such as screen printing<sup>21</sup>, and with sufficiently high densities of SWNTs to achieve good performance and uniformity as a thin-film semiconductor. For widths of  $\sim 5 \mu\text{m}$ , the etched lines increase the on/off ratios by up to four orders of magnitude, while reducing the transconductances ( $g_m$ ) by only  $\sim 40\%$ . Figure 2b, c shows characteristics of transistors with this geometry, illustrating well-behaved responses with minimal hysteresis and with excellent channel-width-normalized transconductances (as high as  $0.15 \mu\text{S} \mu\text{m}^{-1}$  and typically  $0.12 \mu\text{S} \mu\text{m}^{-1}$  for  $L_C \geq 50 \mu\text{m}$ , which corresponds to an estimated cut-off frequency of  $> 100$  kHz), device mobilities ( $\mu_{\text{eff}}$ ; as high as  $\sim 80 \text{cm}^2 \text{V}^{-1} \text{s}^{-1}$  and typically  $\sim 70 \text{cm}^2 \text{V}^{-1} \text{s}^{-1}$  as calculated using standard models of metal–oxide–semiconductor field-effect transistors with measured gate capacitances (Supplementary Fig. 2), for both the linear and the saturation regimes), and subthreshold swings ( $S$ ; as low as  $140 \text{mV} \text{dec}^{-1}$  and typically  $\sim 200 \text{mV} \text{dec}^{-1}$ ).


The transconductances and the subthreshold behaviours, in particular, exceed those that have been demonstrated in flexible integrated circuits on plastic with organic thin-film semiconductors ( $g_m < 0.02 \mu\text{S} \mu\text{m}^{-1}$  for  $L_C \approx 50 \mu\text{m}$ ,  $S > 140 \text{mV} \text{dec}^{-1}$ )<sup>22,23</sup> or with silicon nanowires ( $g_m < 0.01 \mu\text{S} \mu\text{m}^{-1}$  for  $L_C \approx 50 \mu\text{m}$ ,  $S > 280 \text{mV} \text{dec}^{-1}$ )<sup>24</sup>, and are competitive with the best reports of p-channel single-crystalline silicon ribbons ( $g_m \approx 0.25 \mu\text{S} \mu\text{m}^{-1}$  for  $L_C = 50 \mu\text{m}$ ,  $S \approx 230 \text{mV} \text{dec}^{-1}$ )<sup>25</sup>. Under low-to-moderate bias conditions, the on/off ratios can be as high as  $10^5$  (Fig. 2f and Supplementary Fig. 3a), and typically  $\sim 10^3$ , for transistors with this geometry. The inset in Fig. 2b and Supplementary Fig. 4a show a decrease in the on/off ratio with increasing drain–source voltage ( $V_{DS}$ ), which is due primarily to the slightly ambipolar nature of the device operation. These ratios also decrease with  $L_C$  (Supplementary Fig. 1b). The favourable d.c. properties of long-channel devices can be achieved at short  $L_C$ s, for improved operating speeds, either by use of correspondingly shorter SWNTs and narrower etched stripes, as suggested by modelling results, or by using pre-enriched semiconducting SWNTs<sup>26</sup>.

The threshold voltage ( $V_T$ ) can be controlled by using gate metals with different work functions, because the high-capacitance gate dielectrics reduce the relative contribution of voltage across the dielectric to  $V_T$  (ref. 27). For example, replacing gold with aluminium as the gate metal shifts  $V_T$  by  $-(0.6\text{--}0.8)$  V, thereby changing the device operation from depletion mode to enhancement mode (Fig. 2b). Systematic bending tests of individual devices and inverters showed no significant change in device performance during inward or outward bending to radii as small as  $\sim 5$  mm (Fig. 2d). Collectively, these properties are as good as or better than those of previously reported devices based on SWNT random networks, in spite of the moderate decreases in  $g_m$  associated with the etching procedures. Transistors that use dense, perfectly aligned arrays of SWNTs have improved performance, that is, device mobility up to  $2,500 \text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ , but these layouts cannot be formed readily with solution deposition techniques<sup>17</sup>. As such, they are not relevant for the type of printed, flexible electronics applications contemplated here.

For use in integrated circuits, the yields and performance uniformity of the transistors are critically important. We examined these aspects through measurements on more than 100 devices (Fig. 2e, f and Supplementary Fig. 5). The results show standard deviations of  $\sim 20\%$  for the normalized on-state current ( $I_{\text{on}}$ ) and  $\sim 0.05$  V for  $V_T$ . The former result is quantitatively in agreement with percolation theory, illustrated also in Fig. 2e. Although on/off ratios vary by roughly two orders of magnitude, most of the values are  $>10^3$ . The distribution (Fig. 2f) indicates no correlation with  $V_T$  (suggesting the importance of extrinsic doping effects on SWNTs<sup>28</sup>), and has a width which is much larger than that predicted by percolation models (Fig. 2f, inset) that do not explicitly include effects of S–D contacts. These results strongly indicate that the variation in on/off ratio results from electron conduction caused by tunnelling through the Schottky barriers at the S–D contacts (Fig. 2f, inset)<sup>29</sup>. Although unnecessary for the circuits reported here, doping techniques similar to those demonstrated in single-SWNT devices can be used to suppress the ambipolar behaviour and improve on/off ratio uniformity<sup>30</sup>. Such doping methods could also help to eliminate decreases in on/off ratio with increasing  $V_{\text{DS}}$ , as mentioned previously and illustrated in Fig. 2b and Supplementary Fig. 4a.

We find that standard models for silicon device technologies can capture macroscopic device behaviours. Figure 2b, c illustrates the level of agreement that can be achieved with a level-3 p-channel metal–oxide–semiconductor (PMOS) SPICE (simulation program for integrated circuits emphasis) model that uses a parallelly connected exponential current source controlled by both gate voltage and  $V_{\text{DS}}$  to mimic the electron tunnelling current. This level of compatibility with established simulation tools allows the use of existing sophisticated computer-aided design platforms developed for silicon integrated circuits.

As the first step towards large-scale integration, we modelled and then built ‘universal’ logic gates. Figure 3a shows a circuit diagram of a PMOS inverter with enhancement load. The inverter exhibits well-defined static voltage transfer characteristics, consistent with simulation, at a supply voltage of  $-5$  V (Fig. 3b). The rise in output voltage with increasing positive input voltage is due to the ambipolar behaviour of the driving transistor. Maximum voltage gains of  $\sim 4$ , together with good noise immunity with a transition-region width of  $<0.8$  V and a logic swing of  $>3$  V are achieved, indicating that the inverter can be used to switch subsequent logic gates without losing logic integrity. Measuring their a.c. responses generated a




**Figure 2 | Electrical properties of thin-film transistors that use SWNT network strips for the semiconductor, on thin plastic substrates.** **a**, The measured (filled) and simulated (open) influence of the width of the strips ( $W_s$ ) on the on/off ratio ( $I_{\text{on}}/I_{\text{off}}$ ; black) and normalized transconductance ( $g_m/g_{m0}$ , where  $g_{m0}$  represents the response without strips; blue) of transistors with channel lengths of  $100 \mu\text{m}$ . Error bars represent s.d. of  $n = 6$  thin-film transistors. **b**, Measured (solid) and simulated (dashed)  $V_{\text{GS}}-I_{\text{DS}}$  characteristics of depletion-mode (blue) and enhancement-mode (black) SWNT thin-film transistors whose channel widths are  $200 \mu\text{m}$  and whose channel lengths are  $100 \mu\text{m}$ .  $V_{\text{DS}} = -1$  V;  $I_{\text{DS}}$ , drain–source current;  $V_{\text{GS}}$ , gate–source voltage. Inset,  $V_{\text{GS}}-I_{\text{DS}}$  curve of the enhancement-mode device plotted on a logarithmic scale, with  $V_{\text{DS}} = -0.5$  V (navy),  $-2$  V (green),  $-5$  V (magenta). **c**, Measured (black) and simulated (red)  $V_{\text{DS}}-I_{\text{DS}}$  characteristics of an enhancement-mode thin-film transistor ( $V_{\text{GS}}$  changed

from  $-2$  V to  $2$  V in steps of  $0.5$  V). **d**, Plots of  $g_m/g_{m0}$  for a thin-film transistor and  $G/G_0$  (normalized voltage gain) for an inverter as functions of bend radius ( $g_{m0}$  and  $G_0$  denote the responses in the unbent state). **e**, Histogram of  $I_{\text{on}}$  (measured at  $V_{\text{DS}} = -0.2$  V;  $\bar{I}_{\text{on}}$ , averaged on-state current) with superimposed gaussian fitting for measured (dashed black) and simulated (dashed red) results. **f**, Two-dimensional histogram showing the correlation between the  $I_{\text{on}}/I_{\text{off}}$  (measured at  $V_{\text{DS}} = -0.2$  V) and threshold voltage distributions ( $V_T$ , averaged threshold voltage). Inset, correlation between  $I_{\text{on}}/I_{\text{off}}$  and normalized  $n$ -branch transconductance ( $\bar{g}_{mn}$ , averaged  $n$ -branch transconductance). The dashed blue line depicts the result of a linear fit. The hatched red area shows the distribution of  $I_{\text{on}}/I_{\text{off}}$  predicted by percolation models that do not explicitly account for the influence of source–drain contacts.

Bode magnitude plot closely resembling the characteristics of low-pass amplifiers, with operation in the kilohertz range even for devices with long channels ( $L_C \approx 100 \mu\text{m}$ ) and significant channel-width-normalized overlap capacitance ( $\sim 40 \text{ fF } \mu\text{m}^{-1}$ ; Fig. 3c). The ability to achieve switching speeds in the kilohertz range with device geometries that are compatible with techniques such as screen printing is important for the potential use of such SWNT networks in low-cost, printed electronics<sup>21</sup>. By adding another driving transistor to the inverter, either in parallel with the pull-down transistor to incorporate OR logic (Fig. 3d, e) or in series to incorporate AND logic (Fig. 3g, h), it is possible to construct NOR and NAND logic gates, respectively. The output characteristics and simulation results are presented in Fig. 3f, i. Voltage amplification is observed in all cases.


All of these experimental and computational components can be used together to yield SWNT-based digital circuits (Fig. 4a). The largest circuit in this chip is a four-bit row decoder (Fig. 4b), designed

using modelling tools and measured characteristics of stand-alone logic gates. This circuit incorporates 88 transistors, in four inverters and a NOR array, with the output of the inverter serving as one of the inputs for the NOR gate. The circuit diagram (Fig. 4c) is configured such that any given set of inputs only give one logic-'1' output. The input-output characteristics of the decoder are shown in Fig. 4d and Supplementary Fig. 6, which demonstrates its ability to decode a binary-encoded input of four data bits into sixteen individual data output lines, at frequencies in the kilohertz range. These results suggest that SWNT networks can form the basis for a potentially interesting and scalable alternative to conventional organic or other classes of semiconductors for flexible integrated circuitry applications. The development of optimized materials and solution-printing techniques for fabricating SWNT-based integrated circuits that achieve the performance levels reported here, together with further exploration of circuit- and systems-level implementation, represent some directions for future work.



**Figure 3 | Circuit diagram, optical micrographs, output-input characteristics and circuit simulation results for different logic gates.** **a–c**, Inverter. **d–f**, NOR gate. **g–i**, NAND gate. We adopt a negative logic system. The  $V_{dd}$  applied to these logic gates is  $-5 \text{ V}$  relative to GND. The logic-'0' and '-1' input signals of two terminals ( $V_A \equiv V_A$  and  $V_B \equiv V_B$ ) of the NOR and NAND gates are driven by  $0 \text{ V}$  and  $-5 \text{ V}$ , respectively. The logic-'0' and '-1' outputs of the NOR gate are  $-0.88$ – $1.39 \text{ V}$  and  $-3.85 \text{ V}$ ,

respectively. The logic-'0' and '-1' outputs of the NAND gate are  $-1.47 \text{ V}$  and  $-4.31$ – $4.68 \text{ V}$ , respectively. In **b**: black,  $V_{out}$ ; blue, gain. In **f** and **i**, any specific combination of input-output signals is indicated as (logic address level inputs)logic address level output, and the timescales on the x axes are omitted because data collection involved the switching of voltage settings by hand. In **b**, **f** and **i**, dashed red lines represent circuit simulation results. Scale bars in **e** and **h**,  $100 \mu\text{m}$ .



**Figure 4 | Medium-scale integrated circuits based on SWNT network strips, on a thin plastic substrate.** **a**, Optical image of a flexible SWNT integrated circuit chip bonded to a curved surface. **b**, Optical micrograph and **c**, circuit diagram of a four-bit row decoder with sixteen outputs (0–15). The bits are designated as most significant bit (MSB), second bit (SB), third bit (TB) and least significant bit (LSB). The  $V_{dd}$  applied was  $-5$  V relative to

GND. **d**, Characteristics of the four-bit decoder. In descending order, the first four traces are inputs, labelled LSB, TB, SB and MSB on the right-hand side; the remaining traces, labelled '0' to '15', show the output voltages of the sixteen outputs. Inset, measured (blue) and SPICE-simulated (red) dynamic response of one output line under a square-wave input pulse (black) at a clock frequency of 1 kHz.

## METHODS SUMMARY

The process flow for fabricating SWNT integrated circuits on plastics is depicted in Supplementary Fig. 8. SWNTs were synthesized by chemical vapour deposition on silicon dioxide–silicon wafers and then etched into strips using an experimentally simple, optical soft lithography technique. Standard photolithography, electron-beam evaporation, gold wet chemical etching and oxygen plasma etching were used to pattern S–D electrodes and isolate each device. We then used a film of polyamic acid to encapsulate predefined S–D electrodes and SWNT networks on the growth wafers for transfer to a polyimide substrate coated with liquid polyurethane. Subsequent curing of the liquid polyurethane and polyamic acid completed the transfer process. Metal gates were defined on top of a high-capacitance dielectric ( $\sim 40$ -nm) layer of hafnium dioxide. Vias and windows for probing were opened by wet etching (dipped into concentrated hydrofluoric acid aqueous solution) through patterned photoresist. Last, another level of interconnect metallization formed local interconnections defined previously with the gate and source–drain metal layers. All electrical measurements were carried out in air using a semiconductor parameter analyser (Agilent, 4155C). Alternating-current input was provided by a function generator (GW Instek, FFG-8219A) and output was read using a standard oscilloscope (Tektronix, TDS 3012B). The stick percolation simulations involved finite-size, first-principles two-dimensional numerical models based on generalized heterogeneous random network theory. Device and circuit simulation used the commercial software package HSPICE (Synopsis).

**Full Methods** and any associated references are available in the online version of the paper at [www.nature.com/nature](http://www.nature.com/nature).

Received 29 January; accepted 20 May 2008.

1. Reuss, R. H. *et al.* Macroelectronics: Perspectives on technology and applications. *Proc. IEEE* **93**, 1239–1256 (2005).

2. Forrest, S. R. The path to ubiquitous and low-cost organic electronic appliances on plastic. *Nature* **428**, 911–918 (2004).
3. Gelinck, G. H. *et al.* Flexible active-matrix displays and shift registers based on solution-processed organic transistors. *Nature Mater.* **3**, 106–110 (2004).
4. Rogers, J. A. *et al.* Paper-like electronic displays: Large-area rubber-stamped plastic sheets of electronics and microencapsulated electrophoretic inks. *Proc. Natl Acad. Sci. USA* **98**, 4835–4840 (2001).
5. Someya, T. *et al.* Conformable, flexible, large-area networks of pressure and thermal sensors with organic transistor active matrixes. *Proc. Natl Acad. Sci. USA* **102**, 12321–12325 (2005).
6. Sekitani, T. *et al.* A large-area wireless power-transmission sheet using printed organic transistors and plastic MEMS switches. *Nature Mater.* **6**, 413–417 (2007).
7. Crone, B. *et al.* Large-scale complementary integrated circuits based on organic transistors. *Nature* **403**, 521–523 (2000).
8. Singh, T. B. & Sariciftci, N. S. Progress in plastic electronics devices. *Annu. Rev. Mater. Res.* **36**, 199–230 (2006).
9. Briseno, A. L. *et al.* Patterning organic single-crystal transistor arrays. *Nature* **444**, 913–917 (2006).
10. Blanchet, G. B., Loo, Y. L., Rogers, J. A., Gao, F. & Fincher, C. R. Large area, high resolution, dry printing of conducting polymers for organic electronics. *Appl. Phys. Lett.* **82**, 463–465 (2003).
11. Sirringhaus, H. *et al.* High-resolution inkjet printing of all-polymer transistor circuits. *Science* **290**, 2123–2126 (2000).
12. Avouris, P., Chen, Z. H. & Perebeinos, V. Carbon-based electronics. *Nature Nanotechnol.* **2**, 605–615 (2007).
13. Bradley, K., Gabriel, J. C. P. & Gruner, G. Flexible nanotube electronics. *Nano Lett.* **3**, 1353–1355 (2003).
14. Zhou, Y. X. *et al.* p-channel, n-channel thin film transistors and p-n diodes based on single wall carbon nanotube networks. *Nano Lett.* **4**, 2031–2035 (2004).
15. Snow, E. S., Campbell, P. M., Ancona, M. G. & Novak, J. P. High-mobility carbon-nanotube thin-film transistors on a polymeric substrate. *Appl. Phys. Lett.* **86**, 033105 (2005).

16. Seidel, R. *et al.* High-current nanotube transistors. *Nano Lett.* **4**, 831–834 (2004).
17. Kang, S. J. *et al.* High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes. *Nature Nanotechnol.* **2**, 230–236 (2007).
18. Chimot, N. *et al.* Gigahertz frequency flexible carbon nanotube transistors. *Appl. Phys. Lett.* **91**, 153111 (2007).
19. Beecher, P. *et al.* Ink-jet printing of carbon nanotube thin film transistors. *J. Appl. Phys.* **102**, 043710 (2007).
20. Kocabas, C. *et al.* Experimental and theoretical studies of transport through large scale, partially aligned arrays of single-walled carbon nanotubes in thin film type transistors. *Nano Lett.* **7**, 1195–1202 (2007).
21. Chason, M., Brazis, P. W., Zhang, H., Kalyanasundaram, K. & Gamota, D. R. Printed organic semiconducting devices. *Proc. IEEE* **93**, 1348–1356 (2005).
22. Klauk, H., Zschieschang, U., Pflaum, J. & Halik, M. Ultralow-power organic complementary circuits. *Nature* **445**, 745–748 (2007).
23. Yoon, M. H., Yan, H., Facchetti, A. & Marks, T. J. Low-voltage organic field-effect transistors and inverters enabled by ultrathin cross-linked polymers as gate dielectrics. *J. Am. Chem. Soc.* **127**, 10388–10395 (2005).
24. Duan, X. F. *et al.* High-performance thin-film transistors using semiconductor nanowires and nanoribbons. *Nature* **425**, 274–278 (2003).
25. Kim, D. H. *et al.* Complementary logic gates and ring oscillators on plastic substrates by use of printed ribbons of single-crystalline silicon. *IEEE Trans. Electron Devices* **29**, 73–76 (2008).
26. Arnold, M. S., Green, A. A., Hulvat, J. F., Stupp, S. I. & Hersam, M. C. Sorting carbon nanotubes by electronic structure using density differentiation. *Nature Nanotechnol.* **1**, 60–65 (2006).
27. Chen, Z. H. *et al.* An integrated logic circuit assembled on a single carbon nanotube. *Science* **311**, 1735 (2006).
28. Shim, M., Ozel, T., Gaur, A. & Wang, C. J. Insights on charge transfer doping and intrinsic phonon line shape of carbon nanotubes by simple polymer adsorption. *J. Am. Chem. Soc.* **128**, 7522–7530 (2006).
29. Javey, A., Guo, J., Wang, Q., Lundstrom, M. & Dai, H. J. Ballistic carbon nanotube field-effect transistors. *Nature* **424**, 654–657 (2003).
30. Chen, J., Klinke, C., Afzali, A. & Avouris, P. Self-aligned carbon nanotube transistors with charge transfer doping. *Appl. Phys. Lett.* **86**, 123108 (2005).

**Supplementary Information** is linked to the online version of the paper at [www.nature.com/nature](http://www.nature.com/nature).

**Acknowledgements** We thank T. Banks, K. Colravy and D. Sievers for help with the processing. This material is based upon work supported by the US National Science Foundation (NIRT-0403489), the US Department of Energy (DE-FG02-07ER46471), Motorola, Inc., the Frederick-Seitz Materials Research Laboratory and the Center for Microanalysis of Materials (DE-FG02-07ER46453 and DE-FG02-07ER46471) at the University of Illinois. Q.C. acknowledges fellowship support from the Department of Chemistry at the University of Illinois. N.P., J.P.K., M.A. and K.R. acknowledge support from the Network for Computational Nanotechnology, which is supported by the National Science Foundation under cooperative agreement EEC-0634750. J.P.K. acknowledges fellowship support from the Intel Foundation.

**Author Contributions** Q.C., H.K. and J.A.R. designed the experiments. Q.C., H.K. and C.W. performed the experiments. Q.C., N.P., J.P.K., M.S., K.R., M.A.A. and J.A.R. analysed the data. Q.C. and J.A.R. wrote the paper.

**Author Information** Reprints and permissions information is available at [www.nature.com/reprints](http://www.nature.com/reprints). Correspondence and requests for materials should be addressed to J.A.R. ([jrogers@uiuc.edu](mailto:jrogers@uiuc.edu)).

## METHODS

**Synthesis of SWNT networks.** SWNT random networks were grown by chemical vapour deposition on silicon wafers with 100-nm-thick layers of thermal oxide. The process began with cleaning the SiO<sub>2</sub>-Si wafer with piranha solution (a 3:1 volumetric mixture of concentrated sulphuric acid to 30% hydrogen peroxide solution). This process not only removed organic contaminants but also hydroxylated the re-oxidized SiO<sub>2</sub> surface, making it extremely hydrophilic to enable uniform deposition of catalyst<sup>31</sup>. This catalyst consisted of ferritin (Aldrich; diluted with de-ionized water at a volumetric ratio of 1:20 to control the density of catalyst) deposited onto the SiO<sub>2</sub>-Si surface by adding methanol<sup>32</sup>. The wafer was then heated to 800 °C in a quartz tube to oxidize ferritin into iron oxide nanoparticles. After it had cooled down to room temperature, the quartz tube was flushed with a high flow of argon gas (1,500 s.c.c.m.) for cleaning and then heated up to 925 °C in hydrogen atmosphere (120 s.c.c.m.), which reduced iron oxide to iron. After the temperature had reached 925 °C, methane (1,500 s.c.c.m.) was released into the quartz tube as a carbon source while maintaining the hydrogen flow. Growth was terminated after 20 min, and the chamber was then cooled in hydrogen and argon flow. The density of the SWNT networks formed in this fashion was controlled by the dilution ratio of the ferritin solution, leaving the other aspects of the growth and processing unchanged.

**Cutting strips into the SWNT networks with phase-shift lithography and reactive-ion etching.** Elastomeric phase masks with depths of 1.8 μm, widths of 5 μm and periodicities of 10 μm were fabricated from relief structures defined by lithography and anisotropic etching through a casting and curing procedure<sup>33</sup>. AZ5214 photoresist, diluted with AZ1500 thinner in a 1:1 volumetric ratio, was spin-cast onto the SiO<sub>2</sub>-Si wafer with SWNT networks at 5,000 r.p.m. and then baked at 95 °C for 1 min to afford a flat and solid 300-nm-thick photoresist layer. After cleaning the surface of phase mask with Scotch Tape, we placed it into conformal contact with the photoresist layer, flood exposed the resist by shining the i-line (365-nm) output of a mercury ultraviolet lamp through the mask, and then removed the mask. The SiO<sub>2</sub>-Si substrate was then baked at 112 °C for another minute, followed by a flood exposure of ultraviolet light. Development in AZ MIF327 developer for 40 s created a regular array of submicrometre-wide spacings in the photoresist layer, with 5-μm periodicity. Photoresist strips of 5-μm width could also be generated by conventional photolithography with much wider spacings (~5 μm). Although large spacings lead to a reduction in effective channel width and an increase in parasitic capacitance, we used this technique instead of phase-shift lithography in fabricating the transistors used in the decoder circuits because conventional photolithography is easier to perform. We next used oxygen reactive-ion etching (200 mtorr, 20 s.c.c.m., O<sub>2</sub> flow, 100-W radio frequency power) to remove the exposed SWNTs. Last, the photoresist layer was removed by soaking in acetone for 1 h. Successfully using optical soft lithography to pattern the only sub-10-μm features in our circuits suggests the potential to use low-cost, low-resolution printing-like processes to define all features in the circuits<sup>34</sup>.

**S-D patterning and device isolation.** A gold film (30 nm) was deposited by electron-beam evaporation (Temescal BJD 1800; base pressure of  $3 \times 10^{-6}$  torr) onto a SiO<sub>2</sub>-Si substrate with predefined nanotube strips. We then used standard ultraviolet photolithography to pattern the S-D electrodes and interconnects using an etch-back scheme with a commercial wet etchant (Transene, TFA) to remove gold in exposed areas. After that we used oxygen reactive-ion etching (200 mtorr, 20 s.c.c.m., O<sub>2</sub> flow, 100-W radio frequency power) to remove SWNTs outside channel regions that were protected by a patterned layer of photoresist (Shipley 1805).

This step can also be carried out on the plastic substrate after transfer, which avoids the dimensional instability associated with polymer shrinkage during the curing process and device failure due to incomplete transfer of the S-D electrodes. However, it will lead to inferior device performance, owing to the synergetic effect of a smaller contact area between the S-D electrodes and the partially embedded SWNTs, as well as a smaller effective channel width when we use photolithography to define SWNT strips as described above on polymer surfaces that are relatively rough (in comparison with the surface roughness of the silicon wafers; Supplementary Fig. 3). Therefore, this approach is only used in fabricating row-decoder circuits, which process has the highest requirements on device yield.

**Transfer-printing process.** The transfer-printing process involved spin-casting (1,500 r.p.m., 60 s) polyamic acid (PAA, Aldrich) onto the SiO<sub>2</sub>-Si wafer with SWNTs and S-D patterns, and then heating at 110 °C for 3 min to remove the solvent. On the target polyimide (PI) substrate (DuPont, Kapton E; thickness ~50 μm), we spin-cast (5,000 r.p.m., 60 s) a film of polyurethane (PU, NEA 121). Before this step, we thermally cycled the PI between 30 °C and 270 °C to improve its dimensional stability<sup>35</sup>. We laminated this PU-coated substrate on top of the

PAA-SiO<sub>2</sub>-Si wafer with the PU facing towards the PAA film, and applied pressure on the back of the wafer to remove air bubbles. Heating them together to 135 °C for 30 min thermally cured the PU film, thereby binding the PI substrate to the PAA film. Peeling off the PI substrate lifted the film of PU-PAA with embedded SWNT networks and S-D electrodes off the SiO<sub>2</sub>-Si wafer, with one side of the S-D electrodes exposed. In the final step a vacuum oven (base pressure of 300 mtorr) with nitrogen flow (500 s.c.c.m.) was used to thermally cure the PAA to the PI through imidization reaction<sup>36</sup>.

**Gate dielectric deposition.** The gate dielectric was deposited on top of the PAA after the latter had been cured to the PI. In the first step, 30 nm of HfO<sub>2</sub> was deposited by electron-beam evaporation (Temescal BJD 1800; base pressure of  $2 \times 10^{-6}$  torr) at a relatively low deposition rate ( $<0.5 \text{ \AA s}^{-1}$ ) as measured by a quartz crystal thickness monitor. This layer served as a protective layer for SWNTs against highly reactive precursors used in a subsequent atomic layer-deposition (ALD) process<sup>37</sup>. After evaporation, the sample was transferred immediately to the ALD chamber to preserve the hydrophilicity of the freshly deposited HfO<sub>2</sub>, which facilitates the growth of high-quality, pin-hole-free ALD film. The ALD HfO<sub>2</sub> film (12 nm) was deposited using a commercial ALD reactor (Cambridge Nanotech, Savannah 100). One ALD reaction cycle consists of one dose of water followed by a 5-s exposure and a 300-s purge, and then one dose of Hf(NMe<sub>2</sub>)<sub>4</sub> followed by another 5-s exposure and a 270-s purge. During deposition, the nitrogen flow was fixed at 20 s.c.c.m. and the chamber temperature was set at 120 °C. The low deposition temperature prevents cracking of HfO<sub>2</sub> due to the mismatch of thermal expansion coefficients but requires very long purging time to remove excess precursors adsorbed on the surface, to prevent chemical-vapour-deposition-type reactions in the chamber<sup>38</sup>.

**Via opening and gate/interconnect patterning.** After the dielectric had been deposited, the gate pattern was defined in another photolithography step. A lift-off scheme was used to allow alignment of gate electrodes to the S-D electrodes using previously patterned alignment markers. Metal for the gate electrodes (120 nm aluminium or 2 nm chromium-120 nm gold) was deposited by electron-beam evaporation (Temescal BJD 1800; base pressure of  $3 \times 10^{-6}$  torr). In this metallization step (as well as the next step, for defining interlayer interconnects) two angled evaporations (incidence angle, 60°) with substrates placed at opposite orientations and a blanket evaporation (incidence angle, 90°) were performed to ensure that the metal layers covered the underlying surface topography, thereby avoiding open points that would otherwise form in the interconnect lines. In all cases, the deposition rate must be within  $4\text{--}7 \text{ \AA s}^{-1}$ . If the evaporation rate is lower than  $4 \text{ \AA s}^{-1}$ , accumulated heat can lead to cracking of the PU layer; if the evaporation rate is higher than  $7 \text{ \AA s}^{-1}$ , the strain accumulated in the metal film can lead to defect formation in the lift-off process.

Following deposition, the lift-off was accomplished by soaking in acetone for 10 min, followed by a short ultrasonic treatment (30 s) to ensure that the lift-off process was complete. Because the SWNTs were covered by HfO<sub>2</sub>, the ultrasonic treatment did not damage the nanotube network. (Prolonged acetone soaking can dissolve, at a low rate, the PI cured from PAA, owing, presumably, to incomplete imidization.) Contact pads for probing and vias for interlayer interconnects were exposed by photolithography using AZ 5214 photoresist. A hard bake (120 °C, 2 min) of the photoresist was performed before hydrofluoric acid etching (4 s in concentrated HF solution) of HfO<sub>2</sub> (ref. 39) to improve the adhesion between the photoresist and the HfO<sub>2</sub>. We note here that in this step the gold pads patterned in the S-D layer under vias must be larger in size than the vias holes to protect the PU from being etched by the hydrofluoric acid through acidolysis reaction. The interlayer interconnect (5 nm chromium-100 nm gold) was patterned using a lift-off process and photolithography. The patterning of gate electrodes and interconnects were carried out separately because (1) the predefined gate layer can also serve to protect the gate dielectric against possible defects existing in the photoresist mask layer, preventing the creation of pin holes in the channel region in the wet etching step, and (2) aluminium tends to form a poor contact with the gold S-D electrodes, possibly because of intermetallic formation<sup>40</sup>, such that a different interconnect metal, such as the chromium-gold combination, was necessary when using aluminium gates. Finally, the completed device/circuit was aged in air for 24 h, and then thermally annealed at 120 °C for 30 min, to achieve stable operation.

**Device and circuit characterizations.** Direct-current measurements of SWNT transistors and circuits were carried out in air using a semiconductor parameter analyser (Agilent, 4155C), operated by Agilent Metrics I/CV Lite software (version 2.1) and GBIP communication. Triaxial and coaxial shielding was incorporated into a Signatone probe station to achieve a better signal-to-noise ratio. A precision LCR meter (Agilent, 4282A) was used for capacitance and impedance measurements. Alternating-current input signals were generated by a function generator (GW Instek, GFG-8219A). The output signals were measured using a standard oscilloscope (Tektronix, TDS 3012B).

**Stick percolation simulation.** We constructed a sophisticated first-principles numerical stick percolation model for the above random SWNT network by generalizing the random network theory<sup>20,41,42</sup>. The model randomly populates a two-dimensional grid with sticks of fixed length ( $L_s$ ) and random orientation ( $\theta$ ) and determines  $I_{\text{on}}$  through the network by solving the percolating electron transport through individual sticks. In contrast to classical percolation, the SWNT network is a heterogeneous network: one-third of the carbon nanotubes are metallic and the remaining two-thirds are semiconducting. Because  $L_C$  and  $L_S$  here are much larger than the phonon mean free path, linear-response transport obviates the need to solve the Poisson equation explicitly. The system is well described by drift–diffusion theory within individual stick segments of this random stick network. The low-bias drift–diffusion equation,  $J = qn\mu d\phi/ds$  (where  $J$  is current density,  $q$  is carrier charge,  $\mu$  is mobility,  $n$  is carrier density,  $\phi$  is electropotential and  $s$  is length along the tube), when combined with the current continuity equation,  $dJ/ds = 0$ , gives the non-dimensional potential  $\phi_i$  along tube  $i$  as:

$$\frac{d^2\phi}{ds^2} - C_{ij}(\phi_i - \phi_j) = 0$$

Here  $C_{ij} = G_0/G_1$  is the dimensionless charge-transfer coefficient between tubes  $i$  and  $j$  at their intersection point.  $G_0 \approx 0.1 e^2/h$  and  $G_1 = qn\mu/\Delta x$  are the mutual- and self-conductances of the tubes, respectively, and  $e$  is the elementary charge,  $h$  is Planck's constant and  $\Delta x$  is the grid spacing. The density of the random stick network is measured in area normalized by  $L_s$ , and the density of our SWNT network was  $\sim 40$  according to scanning electron microscope measurements. The finite-length strips were simulated by imposing a reflecting boundary condition at the edge of each strip.

**SPICE simulation.** We described the behaviour of the SWNT thin-film transistors as that of a PMOS field-effect transistor parallelly connected with an exponential current source dependent on voltage ( $V_{\text{GS}}$  and  $V_{\text{DS}}$ ). The PMOS field-effect transistor was modelled using a standard square-law model with channel-length modulation and S–D resistance effects. The exponential current source was used to mimic the ambipolar current ( $I_{\text{ambipolar}}$ ), which led to an exponential increase in  $I_{\text{off}}$  with increasing  $V_{\text{DS}}$ . We expressed the exponential term in the form of a Taylor series

$$I_{\text{ambipolar}} = K_n(V_{\text{GS}} + V_{\text{G0}}) \left( 1 + V_x + \frac{V_x^2}{2} + \dots \right)$$

where  $K_n$  and  $V_{\text{G0}}$  are fitting parameters and  $V_x$  is defined as  $V_x = V_{\text{Threshold}} + \alpha V_{\text{GS}} - \beta V_{\text{DS}}$ , and the first three terms were incorporated into the SPICE model. All fitting parameters were extracted from measured  $I$ – $V$  characteristics (summarized in Supplementary Table 1). The channel-length scaling behaviour of these SWNT random network transistors can only be

captured by our percolation modelling. The results of such models (for example, off-state resistances) can be used as inputs to the SPICE models to capture the full range of behaviours.

The above model was then used in designing and simulating digital logic circuits<sup>43</sup>. In transient simulation, load capacitance was calculated automatically from measured overlap capacitance ( $330 \text{ nF cm}^{-2}$ ) and gate capacitance ( $80 \text{ nF cm}^{-2}$ ) per unit area as well as estimated contact resistance ( $11 \text{ k}\Omega$ ), by the HSPICE program. Although the measured voltage responses of fabricated circuits agreed well with the design specifications, the current load responses showed behaviour only qualitatively similar to the simulation results (Supplementary Fig. 9). This deviation may be due to the relatively large batch-to-batch variations in device performance, which influenced the current load more significantly than they did the voltage responses.

31. Plummer, J. D., Deal, M. D. & Griffin, P. B. *Silicon VLSI Technology: Fundamentals, Practice and Modeling* Ch. 4 (Prentice Hall, Upper Saddle River, New Jersey, 2002).
32. Li, Y. M. *et al.* Growth of single-walled carbon nanotubes from discrete catalytic nanoparticles of various sizes. *J. Phys. Chem. B* **105**, 11424–11431 (2001).
33. Maria, J., Malyarchuk, V., White, J. & Rogers, J. A. Experimental and computational studies of phase shift lithography with binary elastomeric masks. *J. Vac. Sci. Technol. B* **24**, 828–835 (2006).
34. Menard, E. *et al.* Micro- and nanopatterning techniques for organic electronic and optoelectronic systems. *Chem. Rev.* **107**, 1117–1160 (2007).
35. Zhou, L. S., Jung, S. Y., Brandon, E. & Jackson, T. N. Flexible substrate microcrystalline silicon and gated amorphous silicon strain sensors. *IEEE Trans. Electron Devices* **53**, 380–385 (2006).
36. Brekner, M. J. & Feger, C. Curing studies of a polyimide precursor. 2. Polyamic acid. *J. Polym. Sci. Pol. Chem.* **25**, 2479–2491 (1987).
37. Javey, A. *et al.* High-kappa dielectrics for advanced carbon-nanotube transistors and logic gates. *Nature Mater.* **1**, 241–246 (2002).
38. Hausmann, D. M., Kim, E., Becker, J. & Gordon, R. G. Atomic layer deposition of hafnium and zirconium oxides using metal amide precursors. *Chem. Mater.* **14**, 4350–4358 (2002).
39. Fujii, S., Miyata, N., Migita, S., Horikawa, T. & Toriumi, A. Nanometer-scale crystallization of thin HfO<sub>2</sub> films studied by HF-chemical etching. *Appl. Phys. Lett.* **86**, 212907 (2005).
40. Philofsk, E. Intermetallic formation in gold-aluminum systems. *Solid State Electron.* **13**, 1391–1399 (1970).
41. Kumar, S., Murthy, J. Y. & Alam, M. A. Percolating conduction in finite nanotube networks. *Phys. Rev. Lett.* **95**, 066802 (2005).
42. Pimparkar, N. *et al.* Current-voltage characteristics of long-channel nanobundle thin-film transistors: A “bottom-up” perspective. *IEEE Electron Device Lett.* **28**, 157–160 (2007).
43. Rabaey, J. M. *Digital Integrated Circuits: A Design Perspective* (Prentice Hall, Upper Saddle River, New Jersey, 2002).